Category Archives: IP Cores

ASIC-PLL Design Overview

February 08, 2017, anysilicon

pll

PLLs (phase-locked loops) are common analog circuits in SOCs (systems on chips). Almost all SOCs with a clock rate greater than 30 MHz use a PLL for frequency synthesis. However, a “one-size-fits-all” PLL does not exist. The devices have a range of frequency, power, area, performance, and functions. PLLs implemented

Read More

Silicon IP reduces significantly power consumption of flash memories

February 06, 2017, anysilicon

lo power

Connected battery-based devices require always more computing power to run feature rich application programs while using the minimal energy to ensure the longest usage without recharge. As a result, fabless companies need to hunt down every “mA” to satisfy the low-power expectations of their SoC users.
 
Numerous System-on-Chips rely

Read More

Sonics Collaborates with GLOBALFOUNDRIES to Accelerate Adoption of Power and Performance Capabilities of the 22FDX® Process by SoC Designers

January 26, 2017, anysilicon

news

San Jose, Calif. – January 25, 2017 – Sonics, Inc., the world’s foremost supplier of on-chip network (NoC) and power management technologies and services, today announced it will collaborate with GLOBALFOUNDRIES on energy processing unit (EPU) product development that leverages the power and performance optimization capabilities of the 22FDX® process

Read More

Dolphin Integration Receives Open-Silicon’s Award for the Emerging IP Partner of the Year 2016 in the Low Power IoT Ecosystem

January 23, 2017, anysilicon

dolphin1

The industry’s focus on battery-powered devices sets new expectations in terms of energy saving for a wide range of applications such as IoT, wearables and wireless MCUs. Meeting the underlying low-power challenge requires a new class of silicon IPs to enable unmatched power consumption figures and new IoT SoC architectures

Read More

Faraday Readies MCU ASIC Migration Path with 55nm eFlash

December 22, 2016, anysilicon

news

Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, today announced its 55nm eFlash-based ASIC solution is ready to support better MCU performance. By skipping 90nm, Faraday’s MCU ASIC path strides directly from 8-inch 0.11μm to 12-inch 55nm eFlash process node, offering much lower power/leakage and

Read More

CEVA Appoints Maria Marced, President of TSMC Europe, to Board of Directors

December 13, 2016, anysilicon

ceva-soc-platform-ip-chip_whitebg

MOUNTAIN VIEW, Calif., Dec. 12, 2016 /PRNewswire/ — CEVA, Inc. (NASDAQ: CEVA), the leading licensor of signal processing IP for smarter, connected devices, today announced that Maria Marced, President of TSMC Europe BV., has been appointed to its board of directors, as an independent non-executive director, effective December 8, 2016.

Read More