1447 Views

Source Insertion Delay

January 21, 2015, anysilicon

This refers to the clock delay from the clock origin point, which could be the PLL or maybe the IRC (Internal Reference Clock) to the clock definition point.