MOVELLUS

High Performance PLL - Customizable in Weeks

Movellus' high-performance PLLs are implemented using our proprietary technology resulting in the smallest area in the industry for a given application and process node. Boasting higher reliability and fully SCAN enabled, this PLL can be customized in weeks, allowing SoC architects to specify the features they need and/or request new features in order to improve the overall performance of their chip.

Key Features

- Fully SCAN enabled
- Fully customizable to each application
- Wide operating voltages available for DVFS (e.g. 0.58V to 0.93V in N7)
- Multiple output phases for di/dt smearing
- Integrated LDO
- Low jitter
- Smallest area in the industry
- Integer or fractional division
- Maximum 8 metal layers
- JTAG and APB programing
- Simple integration
- Portable to any process and available in TSMC 7nm

Loop

Filter

HPDPLL Block Diagram

Sample Applications

- Cloud Al
- Multi-core processors

PD

Graphics

PRE DIV

REE


o VDDA

Networking

Specifications Range

32kHz – 100MHz
1-4
4MHz - 6GHz
1-4
1-8
NDA
500 ref clk cycles
NDA
800uW - 10mW*
2-24
1-256
Core VDD / 1.2-1.8V
-40C to 125C

* See Movellus' ULPDPLL / LPDPLL product briefs for lower power







Movellus 3031 Tisch Way #110 Plaza West San Jose, CA 95128



PLL OUT

Multiple Output orts and Phase

DESKEW CLK

Phone: 1-877-321-7667 x1 Email: <u>sales@movellus.com</u>