Contamination Delay

May 24, 2015, anysilicon

Contamination Delay is the minimum amount of time after which an input signal at the input pin of a standard cell to begins to reflect a change at the output pin of the standard cell. Contamination delay is also dependent upon the input slew and the output load. It affects the hold timing of the design.