Neuchatel, 19 June 2019—Combining CSEM’s ultra-low-power ASIC design experience with the Extreme-Low Power (ELP) DDC technology from MIFS enables new world records in power consumption. A complete process design kit, along with a range of mixed-signal silicon IPs, is now available.
The phenomenal growth of the Internet of Things
In the wake of tariffs and trade tension between China and the United States, government officials and company representatives throughout China have doubled down on their resolve to quickly and meaningfully grow the nation’s domestic IC business in order to reduce its dependence on critical IC components currently supplied by
Read MoreSilex Silex Insight, a leading provider of AV over IP solutions, announces the extension of its family of ultra-low latency Audio/Video over IP OEM boards (called Viper), with the support of 2,5Gb and 10Gb Ethernet (in addition to 1GbE).
The Viper solution consists of encoder and decoder boards that
Belgrade, Serbia – June 11th, 2019 – HDL Design House, provider of digital, analog, and back-end design and verification services and products in numerous areas of SoC and complex FPGA designs, today announced the appointment of a new sales representative, Mr Wim Rijlaarsdam, for the territory of Belgium, the Netherlands and Israel.
Read More
On-chip capacitors are a critical element in analog and mixed signal ASIC designs and playing a key role in helping engineers reach target performance. On-chip capacitors are limited in their quality and size and often introducing design challenges where engineers need to compromise capacitor type, chip cost and performance. This
Read MoreSiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, today announced it raised $65.4 million in a Series D round led by existing investors Sutter Hill Ventures, Chengwei Capital, Spark Capital, Osage University Partners and Huami, alongside new investor Qualcomm Ventures LLC. This Series D round
Read More