1982091

Romania

Cartoon graphic

I am a functional verification engineer, doing IP level verification since 2005. I’ve worked with both mainstream programming languages: SystemVerilog and e (Specman), and simulators from the three major vendors in the market. I also have experience using formal verification using Mentor tool.

 

I have contributed to the successful completion of projects ranging from start-ups to well established companies.

Logo Image
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.