I am a functional verification engineer, doing IP level verification since 2005. I’ve worked with both mainstream programming languages: SystemVerilog and e (Specman), and simulators from the three major vendors in the market. I also have experience using formal verification using Mentor tool.


I have contributed to the successful completion of projects ranging from start-ups to well established companies.