2512007

UK

Cartoon graphic

Highly experienced digital SoC CTS, timing closure and layout engineer. Expertise in RTL to gdsii design, troubleshooting and customer support. Particular expertise in clock implementation (synthesis, multi-source CTS and mesh) and with the Cadence Innovus flow.

Based in UK with international experience working in ASIC, SoC and EDA/IP companies from start-ups to multinationals.

Persistent, resourceful and thorough.

Logo Image
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.