5049611

Cartoon graphic

EDA and ASIC design expertise with 21 years in Industry having worked for Cadence, Synopsys (Magma), Infineon, Qualcomm, Maxlinear, Intel etc. Tool expertise lies with Synopsys Implementation flow like DC, ICC2, FC, StarRCXT, Formality, PT (SI, DMSA). Methodology / Flow and ASIC implementation are my forte.

Logo Image
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.