Category Archives: Verification

Constrained Random Verification flow strategy

July 24, 2017, anysilicon

images (5)

The explosive growth of cellular market has affected the semiconductor industry like never before. Product life cycle have moved to an accelerated track to meet time to market. In parallel, engineering teams are in a constant quest to add more functionality on a given die size with higher performance and less power

Read More

Hierarchical Sequences in UVM

April 06, 2017, anysilicon

Negotiation with lawyer who is sitting behind desk and has clasped hands on document.

Rising design complexity is leading to near exponential increase in verification efforts. The industry has embraced verification reuse by adopting UVM, deploying VIPs and plugging block level env components at sub system or SoC level. According to a verification study conducted by Wilson research in 2012 (commissioned by Mentor) the engineers spend ~60%

Read More

ASIC Verification: Build or Simulate?

April 03, 2017, anysilicon

arms-crossed-bow-tie-braces-200px

Companies are using FPGAs for the variety of benefits they offer, including:
 

Rapid-prototyping
Running large sets of test data
Software development

 
The advantages of using FPGAs for verification include:
 

Smaller, less complex designs can be verified solely by building them in an FPGA
Read More

Moving towards Context Aware Verification (CAV)

February 23, 2017, anysilicon

download (1)

The race between predictions vs. achievement of Moore’s law has had multi-fold impact on the semiconductor industry. Reuse has come to the rescue both from the design and verification viewpoint to help teams achieve added functionality on a given die size. This phenomenon lead to the proliferation of IP &

Read More

Evolution of the Test Bench

April 11, 2016, anysilicon

bench

Nothing is permanent except change and need constantly guides innovation. Taking a holistic view with reference to a theme throws light on the evolution of the subject. In a pursuit to double the transistors periodically, the design representation has experienced a shift from transistors  à gates à RTL and now to synthesizable models. As

Read More

10 Essential ingredients for developing VIPs

March 07, 2016, anysilicon

images (1)

The last post Verification IP : Build or Buy? initiated some good offline discussions over emails & with verification folks on my visit to customers. Given the interest, here is a quick summary of important items that needs to be taken care of while developing a VIP or evaluating one. Hopefully they will further

Read More