Energy management is at the heart of the new generation of systems-on-chips (SoCs) targeting battery-powered applications. More complex power architectures are required to enable devices to run on the same battery for years rather than months. These new architectures often result in new noise challenges.
To deal with the
COLUMBIA, Md., May 9, 2017 /PRNewswire/ — Rohde & Schwarz America (RSA), a leading supplier of test & measurement equipment, and DA-Integrated, a company that offers advanced production test systems for development, characterization and volume production, have announced today that they have collaborated to develop an on-wafer RFIC production test
Read More
Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its digital, signoff and custom/analog tools have achieved V1.0 Design Rule Manual (DRM) and SPICE certification from TSMC for its 10-nanometer (nm) FinFET process. Cadence and TSMC are also continuing to collaborate on the advancement of 7nm technologies and have completed
Read More
This is a guest post by PLDA which designs and sells intellectual property (IP) cores and prototyping tools for ASIC and FPGA
You are on a very strict schedule for your next chip. Not wanting to reinvent the wheel, you plan to go to an outside vendor for some of your
Read More