Category Archives: IP Cores

Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core

news

February 26, 2024 — Noesis Technologies has announced today the immediate availability of its ntFFT_UHS IP Core that implements a customized FFT/IFFT programmable fixed point (Decimation in Frequency – DIF) transform processor, supporting low latency, streaming, ultra-parallel complex samples per clock cycle in natural order. Input, internal and output 2’s complement

Read More

RISC-V Processors Addressing Edge AI Devices to Reach 129 Million Shipments by 2030

market

LONDON, Feb. 14, 2024 — Reduced Instruction Set Computing (RISC)-V processor architectures are starting to address edge Artificial Intelligence (AI) workloads, and this trend is set to continue throughout the decade. According to a new report from global technology intelligence firm ABI Research, while RISC-V’s penetration into AI workloads is only just beginning,

Read More

Trilinear Technologies Accelerates Innovation in Automotive Display Connectivity with DisplayPort Automotive Extensions Standard (DP AE)

press release

Portland OR – February 6, 2024 — Trilinear Technologies, a leading provider of cutting-edge technologies for display connectivity and semiconductor solutions, is proud to announce its strategic collaboration with key industry partners to support the integration of VESA’s DisplayPort Automotive Extensions (DP AE) into automotive systems. This initiative reflects Trilinear’s commitment

Read More

SignatureIP launches its new iNoCulator NoC configuration tool with a free trial offer

MILPITAS, CALIFORNIA, UNITED STATES, February 2, 2024 — SignatureIP, the pioneer of next generation NoC tools, has launched its new iNoCulator™ NoC configuration tool with a free trial period of two weeks for customers. The NoC (Network on Chip) is the backbone of a chip that provides the interconnect infrastructure between

Read More

Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging

SANTA CLARA, Calif. – January 31, 2024 – Eliyan Corporation, credited for the invention of the semiconductor industry’s highest-performance and most efficient chiplet interconnect, today announced the successful tape out of the industry’s highest performing PHY solution for multi-die architectures, achieving bandwidth of 64Gbps/bump on a 3nm process using standard packaging. The

Read More

YorChip, Inc. announces its first Chiplet for Edge AI applications with IP licensed from Semidynamics, the leader in RISC-V IP based in Barcelona

news

SAN RAMON, CA, 94582 — January 17, 2024 — YorChip, Inc. announces its first Chiplet for Edge AI applications with IP licensed from Semidynamics, the leader in RISC-V IP based in Barcelona. The Semidynamics High-Performance High-Bandwidth Quad Core IP with 4 Atrevido 423 with V8 SMD VPUs and T16 SMD Tensor

Read More