Blog
The Ultimate Guide to Power Gating
Power gating is a technique used to reduce ASIC and SoC power consumption by turning off parts of the design that are not being used or in inactive mode. Also, it is a very efficient technique to reduce leakage power in ASIC designs.
The basic concept is to have
Faraday IP Solutions Certified by SGS-TÜV for ISO 26262 ASIL-D Ready
Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, has received the certificate of ISO 26262 ASIL-D Ready from SGS-TÜV on its memory compilers, including SRAM and ROM, at UMC’s 55eFlash node. Faraday also offers GPIO fundamental elements compliant with ISO 26262 ASIL-D Ready at 55nm,
Read More5 Hottest Semiconductor Trends for 2022
COVID-19 pandemic and the China-US trade war changed the landscape of the tech industry, causing instability in the global economics, virtualization of the work environment and scarcity of high-end electronic components. The semiconductor market highly affected, and the unprecedented chip shortage that started in 2020 continued. In this article we
Read MoreSondrel explains the vital coordinating role of Systems Architects
Reading, UK 11 January 2021. Leading edge digital ASIC design becomes more complex every year needing teams of dozens of people working on all the different aspects of it. According to Sondrel, who specialises in these advanced chip designs, there is a growing need for Systems Architects who coordinate every
Read MoreTSMC 2021 Highlights
TSMC (Taiwan Semiconductor Manufacturing Company) is the world’s largest dedicated independent semiconductor foundry and one of the largest companies in Taiwan. It manufactures lots of different semiconductor products, with node sizes ranging from 130 micrometers all the way down to 3 nanometers.
Over the course of 2021, TSMC has
SoC Development Overview
This article focuses on the various stages of SoC development. In a typical SoC development, there are many steps that are highly dependent and linked to each other. SoC design flow works on multiple optimization goals and constraints and therefore requires various SoC development skills and EDA tools.
What
Partner with us