SAN JOSE, C.A., August 29, 2023 – At its annual Technology Summit beginning today, GlobalFoundries (GF) (Nasdaq: GFS), announced advancements in the industry’s first RFSOI foundry solution manufactured on 300mm wafers. Building upon its 8SW RFSOI technology and designed in collaboration with key customers, GF’s 9SW RFSOI technology is GF’s most advanced
Read More
August 28, 2023 − Dresden, Germany – Racyics®, Europe’s leading design house for mixed-signal System-on-Chip design in advanced nodes, has announced that it is now an Arm Approved Design Partner. Over the years of providing outstanding design services for analog, mixed-signal, and digital ICs including custom IP and Turnkey ASIC solutions,
Read More
Semiconductors designed to execute artificial intelligence (AI) workloads will represent a $53.4 billion revenue opportunity for the semiconductor industry in 2023, an increase of 20.9% from 2022, according to the latest forecast from Gartner, Inc.
“The developments in generative AI and the increasing use of a wide range AI-based applications in data centers,
Imagine launching a groundbreaking smartphone, only to discover that a significant percentage of the devices are faulty, leading to massive recalls, disappointed customers, and financial losses. Or, even graver, consider an autonomous car failing mid-journey due to a chip malfunction, jeopardizing passenger safety. Such scenarios aren’t mere conjectures—they highlight the
Read More
August 16, 2023 — Certus Semiconductor is delighted to announce a strategic collaboration with Pragma Design, a distinguished name in innovative electronic design solutions. This partnership marks a significant leap forward in advancing Embedded Electrostatic Discharge (ESD) Detection Technology.
Embedded ESD Detection Technology Overview:
Embedded ESD Detection Technology holds paramount
Optimizing ASIC test time is a critical factor in semiconductor manufacturing to enhance efficiency, reduce costs and improve time to market. In this article we will provide strategies you can use and implement in your design to help reduce IC test time. One can consider the following benefits:
Increased
