Category Archives: IP Cores

asicNorth enhances IoT Design EcoSystem with IoT Endpoint ASIC Platform

Williston, VT April 24, 2017:  Building on the momentum of their IoT Design EcoSystem, asicNorth announced today the debut of an IoT Endpoint ASIC Platform to further accelerate the deployment of custom IoT endpoint devices for their customers.  The IoT Endpoint ASIC Platform is structured to be highly configurable enabling

5 Reasons Why In-Chip Monitoring is Here to Stay

When the first car rolled off his production line in 1913, Henry Ford would have already envisioned just how prolific the automobile would become. However, would he have foreseen the extent to which monitors and sensors would become critical to the modern internal combustion engine?
 

 
The requirement

Dolphin Integration announces the availability of the new generation 28 nm SpRAM generator

Launching any low-power SoC on a highly competitive market requires true differentiating factors. For IoT applications requiring ultra low-power solutions to extend battery life-time for wireless-connected devices, SoC architects optimize power modes by partitioning the SoC. This minimizes dynamic power in active modes, as well as power leakage in stand-by

GreenWaves Technologies selects Dolphin Integration’s for the industry’s first IoT processor

 
Dolphin Integration, the leading Silicon IP provider for low-power SoC, announced today that it has been selected by GreenWaves Technologies to provide a consistent set of Silicon IPs for achieving the lowest power in sleep and active modes of GAP8, the industry’s first IoT processor. This set includes Dolphin

ASIC-PLL Design Overview

PLLs (phase-locked loops) are common analog circuits in SOCs (systems on chips). Almost all SOCs with a clock rate greater than 30 MHz use a PLL for frequency synthesis. However, a “one-size-fits-all” PLL does not exist. The devices have a range of frequency, power, area, performance, and functions. PLLs implemented

Silicon IP reduces significantly power consumption of flash memories

Connected battery-based devices require always more computing power to run feature rich application programs while using the minimal energy to ensure the longest usage without recharge. As a result, fabless companies need to hunt down every “mA” to satisfy the low-power expectations of their SoC users.
 
Numerous System-on-Chips rely