Design for Test or DFT, are methods to ensure that the ASIC is testable with desired coverage and meets target test cost per unit.