Get Listed
Get a FREE Quote for your Next ASIC Project
Find ASIC Vendors
Browse Semiconductor Services
ASIC Design
ASIC Verification
Silicon Validation
Semiconductor Foundries
IC Packaging
IC Testing
IC Supply Chain
IC Qualification
IC Failure Analysis
Browse IP Vendors
IOs and Library IP
Memories and PHY IP
CPU and Peripherals IP
Analog and Mixed Signal IP
I/F Controller and PHY IP
Wireline Communication IP
Wireless Communication IP
Verification IP
Multimedia IP
Get 3 Price Quotes From
ASIC Design Companies
IP Core Vendors
Semiconductor Foundries
IC Packaging
IC Testing Companies
IC Qualification Companies
IC Failure Analysis Labs
ASIC Supply Chain Companies
FPGA Design Companies
Tools
ASIC Price Calculator
IC Package Price Estimator
Die Per Wafer Calculator
Semipedia
HOTLINE
Home
ASIC Design
ASIC Verification
Silicon Validation
Foundries
IC Packaging
IC Testing
Turnkey
IC Qualification
Failure Analysis
ASIC Blog
test recaptcha keys
Type of Services:
*
ASIC Design
ASIC Layout
MPW
Tape Out
Assembly
Test
Application Type:
*
Digital
Analog
Mixed
High voltage
RF
CIS
Process Node:
I don't know
180nm
130nm
90nm
65nm
40nm
28nm
14nm
Other
Project Info:
Package Type:
*
Wafer Sort (sec):
Final Test (sec):
Volume (year):
*
E-mail:
*
Hide my email:
Yes
Recaptcha Word Verification:
Get Price Quotes
Reset
Find Vendors
IP Cores
Find ASIC Vendors
Keywords
Category
All
ASIC Design
ASIC Design Services
ASIC Verification
Failure Analysis
Foundries
IC Packaging
IC Qualification
IC Testing
Silicon Validation
SoC Design Company
SoC Design Services
Turnkey
VLSI Design Services
Find IP Vendors
Keywords
Category
All
Analog and Mixed Signal IP
CPU and Peripherals IP
I/F Controller and PHY IP
IOs and Library IP
Memories and PHY IP
Multimedia IP
Verification IP
Wireless Communication IP
Wireline Communication IP
Multimedia IP
Get Price Offers From
ASIC Design Houses
Wafer Foundries
Chip Packaging
IC Testing
IP Core Vendors
Welcome New Vendors
KMX Embedded Core
Advanced Circuit Engineers
GF Micro
LSI-TEC
Smartfox Data Solutions
Answer a Question
FIB operation
What is Clock Domain Crossing in ASIC design?
“hard bumps” vs "soft bumps"
Small than WLcsp
receptacles or not
Recent Semipedia Items
65nm
Silicon Die
Semiconductor Packaging
Clock Domains
Integrated Circuit Design
Recent Posts
Elon Musk Seeking Verilog Engineers!
[Video] Moortec In-Chip Monitoring Thermal Guard-banding
Value of Semiconductor Mergers and Acquisitions Falls Considerably
HDL Design House Webinar: Reducing Integration and Verification Effort in SoC Design
Semiconductor Leaders’ Marketshares Surge Over the Past 10 Years
Most Popular Blog Posts
Top-15 Semiconductor Suppliers 2018
How to Calculate your ASIC Unit Cost
Top 15 Semiconductor Sales Leaders – 2018F
SoC Timing ECO Cycle
Worldwide Location of Wafer Fabs – Interactive Map
Tools
ASIC Price Calculator
IC Packages Price Calculator
Die Per Wafer Calculator
We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we'll assume that you are happy to receive all cookies from this website.
Okay, thanks
