Category Archives: ASIC Design

HDL Design House Opens New Office in Thessaloniki, Greece

October 04, 2016, anysilicon

thessaloniki

Belgrade, Serbia – October 4th, 2016 – HDL Design House, provider of high performance digital and analog IP cores and SoC design and verification services, is pleased to announce the official opening of its new development center in Thessaloniki, Greece, to better serve and more efficiently handle the growing number

Read More

Is Charge Sharing Silently Killing your ASIC Design?

October 01, 2016, anysilicon

train

Sharing is caring, unless it is as vital as required charge to function your ASIC design. As we move down from 20nm and below on designs with low voltages, charge sharing is quickly becoming mission critical problem in high performance custom ASIC designs using dynamic logic. Moderate charge sharing may slow down your circuits,

Read More

Verification, Validation, Testing of ASIC/SOC designs – What are the differences?

September 18, 2016, anysilicon

Negotiation with lawyer who is sitting behind desk and has clasped hands on document.

If you are involved in any ASIC/SOC design life cycle, it is highly likely that you would have heard questions like – Have you verified a feature?  Is all feature testing completed?  How will you validate a new feature?  What design defects were found and how?
 
The terminologies Verification,

Read More

Understanding Your ASIC’s Age

August 03, 2016, anysilicon

Elderly man's face falling apart. Aging concept

This is an interview with Oliver King about understanding your ASIC’s age. As Moortec’s CTO, Oliver has been leading the development of compelling in-chip monitoring solutions to address problems associated with ever-shrinking System-on-Chip (SoC) process geometries. An analogue and mixed signal design engineer with over a decade of experience in low

Read More

IC Design Impact in Moving from 28nm to 16/14nm

August 01, 2016, anysilicon

Direction uncertainty with a landscape of confused tangled roads and highways and a group of traffic signs competing for influence as a symbol of the challenges of planning a strategy for success.

According to Gartner, the total average IC design cost for a 14nm chip is about $80 million, compared to $30 million for a 28nm planar device. Whilst many vendors will remain at 28nm, the ‘big guys’ have forged ahead with migrating to lower technology nodes. At the leading edge, R&D

Read More

Free Engineering Simulation Software To Students

July 17, 2016, anysilicon

Programming work in computer lab

Students around the world now have free access to the same leading engineering simulation solutions used by top organizations and professional engineers to create the most advanced products on the planet, thanks to ANSYS (NASDAQ: ANSS).
 

 
Released today, ANSYS® Student is a free, introductory academic software package for

Read More