Moving an existing ASIC or semiconductor product to another wafer fab can lower manufacturing cost, improve supply continuity and reduce geopolitical exposure. But a foundry transfer is rarely a simple matter of sending the same masks to a different factory. Here is how to assess technical feasibility, budget
Read MoreAn MPW run is one of the most cost-effective ways to manufacture first silicon when you do not yet need a full dedicated wafer lot. MPW stands for Multi-Project Wafer. Instead of one customer paying for the entire mask set and wafer fabrication process, multiple IC designs share
Read MoreTSMC MPW gives chip designers a lower-cost way to manufacture first silicon on TSMC technology without paying for an entire dedicated mask set and wafer run. TSMC operates its multi-project wafer program under the name CyberShuttle®. Several customer designs share the same multi-project mask set, which spreads tooling and wafer
Read MoreSony Semiconductor Solutions and Taiwan Semiconductor Manufacturing Company have signed a non-binding memorandum of understanding to explore a strategic partnership for the development and manufacturing of next-generation CMOS image sensors. Under the proposed structure, the two companies intend to establish a joint venture in Japan, with Sony expected to be
Read MoreThe ams OSRAM 2026 MPW (Multi-Project Wafer) program expands its technology offering with new 180nm options, including the C18 CMOS specialty platform further enriching the MPW portfolio. For mixed-signal designs in mature nodes, this extension delivers strong analog, high-voltage and BCD capabilities tailored to customer needs.
The MPW program
Choosing between 28nm, 40nm, and 65nm is one of the most common — and most underestimated — decisions in ASIC development.
These nodes dominate industrial, automotive, consumer, and IoT ASICs, yet teams often choose based on habit or outdated assumptions. In reality, the differences between 28nm, 40nm, and 65nm