Reply To: Why IC design is so expensive?

#4433
Henrik
Guest

Production setup, Production Ramp-up, Production optimization (Yield optimization)
Device qualification (HTOL, ESD, LU, HTSL, …)

Comparing FPGA with ASIC the ROI is solely relying on
1. reducing the overhead and thereby reduced the die size -> reduced die cost.
2. Business model – reduce the margins in the supply chain e.g. standard device 60% GM to ASIC 40%, to COT mode …
3. Volume

Henrik



Logo Image
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.