“hard bumps” vs "soft bumps"
- AuthorPosts
- July 31, 2017 at 9:47 am #5334EmoGuest
When someone talk about hard bumps, what does it mean? I have heard its better to utilize hard bumps for wafer sort, can someone elaborate, please? EMO
Viewing 1 post (of 1 total)
The forum ‘Forum’ is closed to new topics and replies.
Find Vendors IP Cores
Get Price Offers From
Welcome New Vendors
Answer a Question
Recent Semipedia Items
Recent Posts
- Silex Insight offers low-power embedded video solution for manufacturing and automotive
- Semiconductor Wafer Installed Capacity Per Process Node
- MOSCHIP ANNOUNCES MULTI-PROTOCOL LONG RANGE 8G SERDES PHY in 28nm
- Silex Insight announces record-breaking speed for their ChaCha20-Poly1305 solution – 800Gbps (ASIC) / 100Gbps (FPGA)
- ICSENSE AND INNOVATIVE STARTUPS: THE PERFECT MATCH
Most Popular Blog Posts
Partner with usWe use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we'll assume that you are happy to receive all cookies from this website.