85 Views

ASIC Design Engineer – Neural Engine DMA

Published Date: September 22, 2026
Apple, Sunnyvale, CA
Job Description:

Join Apple's Silicon Engineering Group as an ASIC Design Engineer on the ANE DMA Design team, where you'll contribute to the development of high-performance DMA engines that facilitate data movement for on-device AI applications. Your work will impact billions of users globally, as you collaborate with architecture and verification teams throughout the design cycle.

Responsibilities:

  • Design DMA subsystem blocks from microarchitecture specification through tapeout.
  • Write well-parameterized RTL for correct synthesis, clean timing, and low power.
  • Execute front-end implementation tasks including synthesis, timing closure, area and power analysis, linting, and logic equivalence checks.
  • Collaborate with designers and architecture teams to understand design requirements and contribute to micro-architectural specifications.
  • Work with design verification teams to ensure functional correctness, review test plans, and debug failures.

Qualifications:

  • Bachelor's Degree in a relevant field.
  • 0 years of industry experience.

Skills:

  • Familiarity with Verilog or SystemVerilog and digital design fundamentals.
  • Exposure to on-chip bus protocols like AMBA (AXI, AHB, APB).
  • Understanding of system-level concepts related to SoC data movement and memory systems.
  • Background in high-bandwidth domains such as networking, image processing, or AI/ML.
  • Familiarity with scripting languages (Python, Perl, Tcl) for design automation.
  • Strong technical writing skills and proactive communication in design reviews.

Recent Stories


Logo Image
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.