A core limited design is an ideal situation in ASIC design where the cells and macros utilize the die area to the maximum.