Get Listed
Get a FREE Quote for your Next ASIC Project
Find ASIC Vendors
Browse Semiconductor Services
ASIC Design
IC Layout
ASIC Verification
Semiconductor Foundries
IC Packaging
IC Testing
IC Supply Chain
IC Qualification
IC Failure Analysis
Browse IP Vendors
IOs and Library IP
ESD
GPIO
Standard Cell
Memories and PHY IP
Antifuse
CAM
DDR
EEPROM
eFuse
Flash Controller
NAND Flash
OTP
RAM
ROM
SD
SDRAM Controller
SRAM Controller
CPU and Peripherals IP
Clock Generator
CPU
DMA Controller
DSP
Interrupt Controller
IO Controller
LCD Controller
NoC
Peripheral Controller
Receiver/Transmitter
Security
Timer/Watchdog
Analog and Mixed Signal IP
ADC
AFE
Amplifier
Clock Synthesizer
CODEC
DAC
DC/DC
DLL
Oscillator
PLL
Power Management
RF Modules
Temperature Sensor
Voltage Reference
Voltage Regulator
I/F Controller and PHY IP
DisplayPort
AMBA
FireWire
HDMI
I2C
Interlaken
JESD204B
MIPI
PCI
SATA
USB
V-by-One
Wireline Communication IP
Datacom
Error Correction
Ethernet
HDLC
MODEM
Optical
Telecom
Wireless Communication IP
802.11
802.16
Bluetooth
CDMA
GPS
LTE
NFC
Other
Verification IP
AMBA
Memory
MIPI
PCIe
USB
Multimedia IP
Audio Decoders
Audio Encoders
Audio Other
Video Decoders
Video Encoders
Video Other
Get 3 Price Quotes From
ASIC Design Companies
Semiconductor Foundries
IC Packaging
IP Core Vendors
IC Test Houses
Tools
ASIC Price Calculator
IC Package Price Estimator
Die Per Wafer Calculator
Semipedia
Ask a Question
Home
ASIC Design
ASIC Verification
Foundries
IC Packaging
IC Testing
Turnkey
IC Qualification
Failure Analysis
ASIC Blog
1986 Views
JEDEC
March 25, 2018, anysilicon
Joint Electron Device Engineering Council.
Recent Stories
Webinar – High End Electronics meets Optics
Protocol and Interface Agnostic Universal D2D Controller for HPC and Chiplets
VeriSilicon Partner with AnySilicon
The Ultimate Guide to Static Timing Analysis (STA)
Value of Semiconductor Industry M&A Agreements Sets Record in 2020
Bruco Integrated Circuits Selects AnySilicon to Intensify Online Presence
SECURE-IC AND MENTA CO-DEVELOP SOLUTION TO OPTIMIZE EMBEDDED CYBERSECURITY
China Semiconductor Market Vs China Production Trends
Find Vendors
IP Cores
Find ASIC Vendors
Keywords
Category
All
ASIC Design
IC Layout
ASIC Verification
Foundries
IC Packaging
IC Testing
Turnkey
IC Qualification
Failure Analysis
Find IP Vendors
Keywords
Category
All
IOs and Library IP
Memories and PHY IP
CPU and Peripherals IP
Analog and Mixed Signal IP
I/F Controller and PHY IP
Wireline Communication IP
Wireless Communication IP
Verification IP
Multimedia IP
Multimedia IP
Get Price Offers From
ASIC Design Houses
Wafer Foundries
Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Welcome New Vendors
Shanghai Peilun Semiconductor
Caliber Interconnect Solutions
CustomSilicon.com by Digital Papaya Inc.
Atek Midas
Taiwan Technology Innovations
Answer a Question
Wafer Price
FIB operation
What is Clock Domain Crossing in ASIC design?
“hard bumps” vs "soft bumps"
Small than WLcsp
Recent Semipedia Items
Pre-silicon Side Channel Leakage Simulation
Lithography
BIST
DC to DC Converter IP Core
Automotive Grades
Recent Posts
Webinar – High End Electronics meets Optics
Protocol and Interface Agnostic Universal D2D Controller for HPC and Chiplets
VeriSilicon Partner with AnySilicon
The Ultimate Guide to Static Timing Analysis (STA)
Value of Semiconductor Industry M&A Agreements Sets Record in 2020
Most Popular Blog Posts
1H2020 Top-10 Semiconductor Sales Leaders
Wafer Capacity by Feature Size Shows Strongest Growth at <10nm
DDR IP Hardening – Overview & Advanced Tips
Semiconductor R&D outsourcing model in times of Covid-19 and the US-China trade war (Part 1)
CAST HDLC/SDLC IP Core Now Ready for DO-254 Compliance in Airborne Systems
Tools
ASIC Price Calculator
IC Packages Price Calculator
Die Per Wafer Calculator
We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we'll assume that you are happy to receive all cookies from this website.
Okay, thanks
