Get Listed
Get a FREE Quote for your Next ASIC Project
Find ASIC Vendors
Browse Semiconductor Services
ASIC Design
IC Layout
ASIC Verification
Semiconductor Foundries
IC Packaging
IC Testing
IC Supply Chain
IC Qualification
IC Failure Analysis
Browse IP Vendors
IOs and Library IP
ESD
GPIO
Standard Cell
Memories and PHY IP
Antifuse
CAM
DDR
EEPROM
eFuse
Flash Controller
NAND Flash
OTP
RAM
ROM
SD
SDRAM Controller
SRAM Controller
CPU and Peripherals IP
Clock Generator
CPU
DMA Controller
DSP
Interrupt Controller
IO Controller
LCD Controller
NoC
Peripheral Controller
Receiver/Transmitter
Security
Timer/Watchdog
Analog and Mixed Signal IP
ADC
AFE
Amplifier
Clock Synthesizer
CODEC
DAC
DC/DC
DLL
Oscillator
PLL
Power Management
RF Modules
Temperature Sensor
Voltage Reference
Voltage Regulator
I/F Controller and PHY IP
DisplayPort
AMBA
FireWire
HDMI
I2C
Interlaken
JESD204B
MIPI
PCI
SATA
USB
V-by-One
Wireline Communication IP
Datacom
Error Correction
Ethernet
HDLC
MODEM
Optical
Telecom
Wireless Communication IP
802.11
802.16
Bluetooth
CDMA
GPS
LTE
NFC
Other
Verification IP
AMBA
Memory
MIPI
PCIe
USB
Multimedia IP
Audio Decoders
Audio Encoders
Audio Other
Video Decoders
Video Encoders
Video Other
Get 3 Price Quotes From
ASIC Design Companies
IP Core Vendors
Semiconductor Foundries
IC Packaging
IC Testing Companies
IC Qualification Companies
IC Failure Analysis Labs
FPGA Design Companies
Tools
ASIC Price Calculator
IC Package Price Estimator
Die Per Wafer Calculator
Semipedia
Ask a Question
Home
ASIC Design
ASIC Verification
Foundries
IC Packaging
IC Testing
Turnkey
IC Qualification
Failure Analysis
ASIC Blog
1631 Views
JEDEC
March 25, 2018, anysilicon
Joint Electron Device Engineering Council.
Recent Stories
IC Insights Bulletin: Nvidia’s $40 Billion ARM Purchase Will Test Current M&A “Ceiling”
Secure-IC is ready for ASIL B or ASIL D levels projects with its Securyzr integrated Secure Element
Semiconductor R&D outsourcing model in times of Covid-19 and the Sino-US trade war (Part 2)
CAST and Fraunhofer IPMS Introduce CAN XL Bus Controller IP Core
TSMC’s 2020 Strong Expectations
CEO Talk: Murilo Pilon Pessatti of Chipus Microelectronics
Sondrel innovating Verification
Semiconductor R&D outsourcing model in times of Covid-19 and the US-China trade war (Part 1)
Find Vendors
IP Cores
Find ASIC Vendors
Keywords
Category
All
ASIC Design
IC Layout
ASIC Verification
Foundries
IC Packaging
IC Testing
Turnkey
IC Qualification
Failure Analysis
Find IP Vendors
Keywords
Category
All
IOs and Library IP
Memories and PHY IP
CPU and Peripherals IP
Analog and Mixed Signal IP
I/F Controller and PHY IP
Wireline Communication IP
Wireless Communication IP
Verification IP
Multimedia IP
Multimedia IP
Get Price Offers From
ASIC Design Houses
Wafer Foundries
Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Welcome New Vendors
Atek Midas
Taiwan Technology Innovations
MinDCet
Optimizing Technologies
Movellus
Answer a Question
Wafer Price
FIB operation
What is Clock Domain Crossing in ASIC design?
“hard bumps” vs "soft bumps"
Small than WLcsp
Recent Semipedia Items
eFuse IP Core
Scan
Soft IP Core
Wafer Backgrind
Power Management IP Core
Recent Posts
IC Insights Bulletin: Nvidia’s $40 Billion ARM Purchase Will Test Current M&A “Ceiling”
Secure-IC is ready for ASIL B or ASIL D levels projects with its Securyzr integrated Secure Element
Semiconductor R&D outsourcing model in times of Covid-19 and the Sino-US trade war (Part 2)
CAST and Fraunhofer IPMS Introduce CAN XL Bus Controller IP Core
TSMC’s 2020 Strong Expectations
Most Popular Blog Posts
Semiconductor Supply Chain Overview
Silicon Wafer Production Process
Talking Sense With Moortec – Key Applications For In Chip Monitoring
Top Semiconductor Sales Leaders – 1Q2020
Global IC Market Forecast Lowered From 3% to -4%
Tools
ASIC Price Calculator
IC Packages Price Calculator
Die Per Wafer Calculator
We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we'll assume that you are happy to receive all cookies from this website.
Okay, thanks
