This refers to the clock delay from the clock origin point, which could be the PLL or maybe the IRC (Internal Reference Clock) to the clock definition point.
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
