Integrated circuit (IC) designers are learning that a technique long used on older process nodes is providing even more valuable benefits as they develop devices to be manufactured at advanced technology nodes, including 28nm and beyond. During a period when it takes $10 million or more to bring a device
Read More
The Human Body Model (HBM) Electrostatic Discharge (ESD) test is the oldest and most widely used ESD test in the electronics industry. The JEDEC HBM test isn’t static; it has been revised to keep up with the rapid changes in the semiconductor industry. The latest revision of the spec addresses failures
Read More
Designing an ASIC/Chip is a complex engineering challenge that requires careful planning and accurate estimation of the final chip size. As process nodes continue to shrink and foundry technologies diversify, having a reliable chip size calculator can save time, reduce risk, and streamline the design process. Our free online ASIC
Read More