An MPW run is one of the most cost-effective ways to manufacture first silicon when you do not yet need a full dedicated wafer lot. MPW stands for Multi-Project Wafer. Instead of one customer paying for the entire mask set and wafer fabrication process, multiple IC designs share
Read More
TSMC MPW gives chip designers a lower-cost way to manufacture first silicon on TSMC technology without paying for an entire dedicated mask set and wafer run. TSMC operates its multi-project wafer program under the name CyberShuttle®. Several customer designs share the same multi-project mask set, which spreads tooling and wafer
Read More
Sony Semiconductor Solutions and Taiwan Semiconductor Manufacturing Company have signed a non-binding memorandum of understanding to explore a strategic partnership for the development and manufacturing of next-generation CMOS image sensors. Under the proposed structure, the two companies intend to establish a joint venture in Japan, with Sony expected to be
Read More
The ams OSRAM 2026 MPW (Multi-Project Wafer) program expands its technology offering with new 180nm options, including the C18 CMOS specialty platform further enriching the MPW portfolio. For mixed-signal designs in mature nodes, this extension delivers strong analog, high-voltage and BCD capabilities tailored to customer needs.
The MPW program
Choosing between 28nm, 40nm, and 65nm is one of the most common — and most underestimated — decisions in ASIC development.
These nodes dominate industrial, automotive, consumer, and IoT ASICs, yet teams often choose based on habit or outdated assumptions. In reality, the differences between 28nm, 40nm, and 65nm
Choosing a 22nm process node is not just a scaling decision — it is a strategic choice that affects power consumption, cost structure, ecosystem access, and long-term product risk.
For many ASIC and SoC teams, 22nm sits at the crossroads between mature nodes (28nm/40nm) and more advanced, higher-risk technologies.