Have you ever wondered about the possibility of minimizing risk, design time and production cost simply by working with different IC design or verification companies? Or whether you could make your current ASIC cheaper by changing your FAT (foundry, assembly, test) providers?
Actually it’s something you can do right
This is a guest post by PLDA which designs and sells intellectual property (IP) cores and prototyping tools for ASIC and FPGA
You are on a tight schedule for your next chip. Not wanting to reinvent the wheel, you plan to go to an outside vendor for some of your silicon
Read More
Today, ASIC design flow is a very solid and mature process. The overall ASIC design flow and the various steps within the ASIC design flow have proven to be both practical and robust in multi-millions ASIC designs until now.
Each and every step of the ASIC design flow has
This is a guest post by Dolphin Integration which provides IP core, EDA tool and ASIC/SoC design services
To reduce the Bill-of-Material (BoM) and to simplify their usage, System-on-Chips (SoC) become more and more complex due to the integration of a large number of features previously located on board. This increase
This is a guest post by PLDA which designs and sells intellectual property (IP) cores and prototyping tools for ASIC and FPGA
You are on a very strict schedule for your next chip. Not wanting to reinvent the wheel, you plan to go to an outside vendor for some of your
Read More
This is a guest post by Naman Gupta, a Static Timing Analysis (STA) engineer at a leading semiconductor company in India.
In accordance with the Moore’s Law, the number of transistors on integrated circuits doubles after every two years. While such high packing densities allow more functionality to be incorporated on
Read More