Category Archives: ASIC Design

Semiconductors Could Revolutionize Food Preperation

There are many methods employed in food preparations right from the Stone Age up till date, these methods have been increasingly evolving and getting better with time.
 
Food preparations started from burying food in the ground for the heat to cook it up, this goes on till the invention

Read More

Demystifying Analog & Mixed-Signal ASICs

Application Specific Integrated Circuits, ASICs, typically conjure up the notion of massively complex logic chips containing tens or hundreds of thousands (even millions) of transistors configured to solve a customer’s unique set of problems. Unlike multi-function standard product ICs such as a micro-controller that can find its way into a

Read More

Write for AnySilicon

typewriter

AnySilicon is operating a truly unbiased semiconductor blog focused on ASIC design and manufacturing topics. We welcome individuals and companies to take part in our knowledge ecosystem and submit technical or marketing articles in the following areas:
 

IC design
IC verification
IP Cores
Wafer technology
Packaging/assembly
Production testing
Read More

Beyond RTL part 2: Domain-Specific Languages

This is the second part of my “Beyond RTL” series, where I examine alternatives to Register Transfer Level (RTL). The first part talks mostly about High-Level Synthesis, its genesis, and the state of the art of free and commercial tools that transform C/C++/SystemC to RTL. I highlighted the fundamental limitations that these

Read More

Beyond RTL part 1: High-Level Synthesis

Let’s say for a minute that you believe that it is finally time to drop RTL (maybe it was my previous post that convinced you). What can I say? I’m glad! You now have to pick among several competing technologies, each with its pros and cons, each of course claiming to be the best,

Read More

Corner-based Timing Signoff and What Is Next?

The corner-based timing signoff approach is a historical and traditional method that has justified a development and enhancements of conventional STA tools and signoff flows. The number of signoff corners exponentially grows along with an increase of variation sources, their magnitude, and timing margins. It becomes a bottleneck in

Read More
Logo Image
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.