Category Archives: Blog

HDL Design House and Mentor Workshop at Aviation Electronics Europe 2018

May 24, 2018, anysilicon

HDL Design House, provider of digital, analog, and back-end design and verification services and products in numerous areas of SoC, will host a joint technical workshop with Mentor, a Siemens business, at the Aviation Electronics Europe conference on June 19th, 2018 at the MOC Event Center in Munich, at 4pm.

Dolphin Integration Joins GlobalFoundries FDXcelerator™ Program to Provide Breakthrough Fabric IP

October 17, 2017, anysilicon

Energy management is at the heart of the new generation of systems-on-chips (SoCs) targeting battery-powered applications. More complex power architectures are required to enable devices to run on the same battery for years rather than months. These new architectures often result in new noise challenges.
 
To deal with the

Rohde & Schwarz America and DA-Integrated Collaborate on IC Tester for Advanced RF & Millimeter Wave Integrated Circuits

May 17, 2017, anysilicon

COLUMBIA, Md., May 9, 2017 /PRNewswire/ — Rohde & Schwarz America (RSA), a leading supplier of test & measurement equipment, and DA-Integrated, a company that offers advanced production test systems for development, characterization and volume production, have announced today that they have collaborated to develop an on-wafer RFIC production test

Cadence Design Tools Certified for TSMC 7nm Design Starts and 10nm Production

April 02, 2016, anysilicon

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its digital, signoff and custom/analog tools have achieved V1.0 Design Rule Manual (DRM) and SPICE certification from TSMC for its 10-nanometer (nm) FinFET process. Cadence and TSMC are also continuing to collaborate on the advancement of 7nm technologies and have completed

ASIC Design Flow – an Overview

August 07, 2014, anysilicon

Today, ASIC design flow is a very solid and mature process. The overall ASIC design flow and the various steps within the ASIC design flow have proven to be both practical and robust in multi-millions ASIC designs until now.
Each and every step of the ASIC design flow has a

Choosing IP core – It’s not just the product, it’s the relationship

July 28, 2014, anysilicon

This is a guest post by PLDA which designs and sells intellectual property (IP) cores and prototyping tools for ASIC and FPGA

You are on a very strict schedule for your next chip. Not wanting to reinvent the wheel, you plan to go to an outside vendor for some of your