Back in September 2019 semiengineering.com published an article called “The Hidden Potential of Test Engineers”. This article was of particular interest to me having previously worked as a mixed signal test development engineer.
Within the article Carl Moore explained that test engineers have the potential to increase revenue. My view
SAN MATEO, Calif.–OpenFive, the leading provider of customizable, silicon-focused solutions with differentiated IP, along with AnalogX, a provider of SerDes interface IP, today announced a complete sub-system solution and implementation for Chip-to-Chip (C2C) interface with ultra-low latency and power. This solution can be optimized for various bandwidth requirements of
Read More
SAN JOSE, CA, October 6, 2020 — Movellus announced today that Everactive has adopted Movellus’ ultra-low power clocking solution for its batteryless Machine Health Monitoring (MHM) IoT product. Everactive’s core SoC is clocked by Movellus ultra low power PLL.
Everactive MHM’s core SoC is clocked by Movellus’ 700-nanowatt phase-locked loop
At the recent TSMC OIP Ecosystem Forum and Technology virtual events, TSMC re-affirmed their previous prediction that 5G is going to be a multi-year silicon mega-trend with the biggest drivers being the ramp up of 5G handsets, supporting infrastructure and the continued growth of high performance computing (HPC).
We all want
Moortec, the go-to leaders of innovative in-chip monitoring solutions today announced that its complete in-chip sensing fabric has been selected by Picocom, the 5G Open RAN baseband semiconductor and software specialist, in order to improve power consumption, performance and reliability for its compelling system-on-chip (SoC) for 5G small cell infrastructure.
Read More
If you have been following previous posts and events from Chipus, you have heard the concepts for our power management IP (PMIP) for hearables and wearables. If you are arriving now, welcome! We will show you a short summary.
In order to come up with a successful product in