SEMICON West 2014 in San Francisco was a great place to meet bloggers in the semiconductor industry to get updated on the status of 450mm diameter silicon wafers. On one side, there is a good news about the unprecedented level of collaboration taking place between the design and construction professionals
Read More
This paper describes the use of behavioral models and mixed-signal simulation as a means to verify the proper instantiation, connectivity and control of analog and mixed-signal (AMS) intellectual property (IP), and also as a means to prototype an AMS integrated circuit (IC) or system-on-chip (SOC) using behavioral models in place
Read More
If your chip is late to market, it is costing you far more than you know.
Arteris conducted a survey of all its chip design customers to gain a more accurate grasp of the major concerns they have in their day-to-day operations and to gain a better understanding of what
Low Power Design is the today’s need in VLSI. Why? Well, ask yourself ! You go to gadget shop, looking for a new cell-phone. Apart from the price, what are the qualitative things that you would be most concerned about?
Features including the speed of the processor
Battery back-up
Read More
This is a guest post by Dolphin Integration which provides IP core, EDA tool and ASIC/SoC design services
When a SoC integrator has to select a microcontroller for his application, most of the time, he refers to his own previous experiences rather than on a rational assessment as no standard benchmarking
Yole Développement announces its Flip Chip Market and Technology Trends report. Yole Développement’s analysis updates the business status of the Flip-Chip market including data for TIM, underfills, substrates and Flip-Chip bonders. Discover fully updated 2010 – 2018 market forecast, detailed technology roadmap and bottom up approach, plus a strong focus
Read More