Category Archives: ASIC Design

SoC Timing ECO Cycle

September 09, 2018, anysilicon

Depositphotos_87180538_l-2015 small

Timing ECOs refer to last mile timing and DRC fixes before you tape-out the ASIC. EDA implementation tools (with help of physical design engineers) do 95-98% of the job when it comes to meeting the timing goals. For the last 1-2% timing violations, however, it is prudent to handle them

Read More

Sankalp Semiconductor to present technical paper at CDNLive Bangalore

September 05, 2018, anysilicon


Sankalp Semiconductor a design service company offering comprehensive digital & mixed signal SoC solutions, will be presenting paper at CDNLive India 2018 during 6th & 7th September. The selected paper talks in depth on the “Automated Test Case Creation for Design Rule Deck Validation (DRDV)”. The paper will cover the

Read More

IC Mask Design Are Awarded ISO9001:2015

August 10, 2018, anysilicon


IC Mask Design are pleased to announce they have been awarded the ISO 9001: 2015 standard following a recent ISO audit. ISO9001:2015 is the most updated standard of its kind and focuses on quality management systems and performance. It assists companies in developing a management system that aligns quality with

Read More

SCALINX opens new ASIC design center in Caen, France

August 09, 2018, anysilicon


To support its fast growth, SCALINX opened this month, in addition to its ASIC design center in Paris, the second one in Caen, France, offering design services for custom designed Integrated Circuits.

“We are very excited to be opening our second design center, which has a highly

Read More

The Ridiculously Smart Guide to Developing your own ASIC

August 01, 2018, anysilicon

Facebook are doing it, Google are doing it, even Amazon and Bosch are doing it. They have started designing ASICs (Application Specific Integrated Circuit, aka SoCs, ICs, chips). In fact, system companies are becoming the new ASIC designers and manufacturers. If you are a non-silicon company, this paper will help

Read More

Sankalp Semiconductor Appoints Sathish Kumar Ganesan as Vice President Engineering

July 27, 2018, anysilicon


Sankalp Semiconductor, a design service company offering comprehensive digital & mixed signal SoC services and solutions, has appointed Sathish Kumar Ganesan in the key position of Vice President Engineering for IP Business. In this capacity, Sathish will be responsible for IP development and related engineering services. He has 16+ years

Read More