Demand for die-to-die and chip-to-chip interfaces has been growing steadily in the past few years due to new applications in cloud/data centers, AI (training and edge applications), and High-Performance Computing (HPC). The demand is driven by the requirements of high throughput, low latency and low power in these applications. Advances in packaging technology are further helping the
Read More
Static Timing Analysis is defined as: a timing verification that ensures whether the various circuit timing are meeting the various timing requirements.
One of the most important and challenging aspect in the ASIC/FPGA design flow is timing closure. Timing closure can be viewed as timing verification of the digital
Sondrel is known for designing very large digital chips and the secret to lies in its ability to ensure that data flows around the chip between blocks correctly using a Network on Chip (NoC). Without a NoC, a chip could need up to ten times more memory to operate in
Read More
This interview was held with Tim Tiek, CEO of Bruco Integrated Circuits.
Tell me a bit about your background? How did you first get started with Bruco Integrated Circuits?
I have loved electronics ever since I was a young kid, building my own amplifiers at the
Sondrel has announced that it has opened operations in Silicon Valley to support its growing number of customers who are located there. It is also actively recruiting to expand its presence there and in its other offices around the world.
“You can’t beat face-to-face sales and support for building
SAN MATEO, Calif. Aug 11, 2020 – SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, today announced it raised $61 million in a Series E round led by SK hynix, joined by new investor Prosperity7 Ventures, with additional funding from existing investors, Sutter Hill Ventures, Western Digital
Read More