The easiest way to Find ASIC Design and Production Services

and semiconductor packaging, foundry, test, layout and more

Featured Vendor

ASE Group

Taiwan

We offer the best design manufacturing services for IC packaging, IC substrates, IC testing and systems.

View vendor page

Aptasic

Switzerland

Aptasic offers turnkey solutions to efficiently handle the ASIC supply chain (from wafer supply to good packaged ICs delivery). The company is ISO 9001:2008 certified (SQS) since 2006.

View vendor page

Open-Silicon

USA

Open-Silicon provides semiconductor solutions such as traditional ASIC design, derivative and platform SoCs, hardware and software design, and production handoffs.

View vendor page

Packet Digital

USA

Packet Digital has a team of skilled engineers ready to help design, verify, and implement your FPGA or ASIC solution. Specializing in analog and mixed-signal designs, the team can take your design from requirements capture to customer delivered silicon.

View vendor page

TSMC

Taiwan

Established in 1987, TSMC is the world's largest dedicated semiconductor foundry.

View vendor page

Latest Blog Posts

  • If Your Chip Is Not an SoC, It Soon Will Be

    If Your Chip Is Not an SoC, It Soon Will Be

    December 18, 2014

    Last week’s post was addressed primarily to those of you who are already designing SoCs. We made the point that more and more SoCs have multiple processors, either homogenous or heterogeneous, and that most or all of those processors do or will have caches. This led to the main

    Read Full Article
  • Moore’s Law Will Not Come To An End Anytime Soon

    Moore’s Law Will Not Come To An End Anytime Soon

    December 16, 2014

    Gordon Moore said‚ on the 40th anniversary of his law that “Moore’s law is really about economics.” What did he really mean by that? In 1965 when Gordon Moore put forth Moore’s law based on his observation, those years were Golden years of Free Market Capitalism in America.

    Read Full Article
  • Setup/hold interdependence in the pulsed latch (Spinner cell)

    Setup/hold interdependence in the pulsed latch (Spinner cell)

    December 12, 2014

    This is a guest post by Dolphin Integration which provides IP core, EDA tool and ASIC/SoC design service.
                                                                     

    Read Full Article