There are numerous steps that are involved in the design of digital (or mixed signal) circuits starting from system specifications right till the chip is manufactured. One of these steps is a process of transforming a functionally described circuit (normally in netlist) into physical layout at the lowest level (normally
Read More
Power gating is a technique used to reduce ASIC and SoC power consumption by turning off parts of the design that are not being used or in inactive mode. Also, it is a very efficient technique to reduce leakage power in ASIC designs.
The basic concept is to have
Reading, UK 11 January 2021. Leading edge digital ASIC design becomes more complex every year needing teams of dozens of people working on all the different aspects of it. According to Sondrel, who specialises in these advanced chip designs, there is a growing need for Systems Architects who coordinate every
Read More
This article focuses on the various stages of SoC development. In a typical SoC development, there are many steps that are highly dependent and linked to each other. SoC design flow works on multiple optimization goals and constraints and therefore requires various SoC development skills and EDA tools.
What
OXFORD, United Kingdom – December 10th, 2021 – EnSilica, a leading provider of mixed-signal custom application-specific integrated circuits (ASICs) for the automotive, satellite communications and healthcare industries, today announced that it has been selected by AST SpaceMobile, Inc. (NASDAQ: ASTS) to develop the next generation ASIC for use in the company’s planned space-based
Read More
Reading, UK 7 December 2021. Sondrel has revealed that its recently launched family of Architecting the future™ IP platforms are very easy to modify to precisely match customers’ ASIC requirements. This is because of its innovative Scalable Architecture Framework™ (SAF) that they are all based on. This uses re-usable, modular
Read More