ASIC Design Archives - Page 32 of 42

HDL Design House Selected as ARM Approved Design Partner

Belgrade, Serbia – December 20th, 2016 – HDL Design House, a provider of high-performance digital and analog IP cores and system-on-chip (SoC) design and verification services, has joined the ARM® Approved Design Partner program, through which leading SoC design houses are recognized by ARM as accredited partners in specific technologies

Dual Port RAM Design – The Bit Design Goals

It can be asked why design a dual port memory bit? Is this not a case of re-inventing the wheel? Not necessarily. Most memories are designed with speed being the main design goal. You achieve speed by limiting that range of voltages and temperatures that the memory will operate over.

Thermal Issues Associated with Modern ASICs – How Hot is Hot?

This is an interview with Moortec CTO, Oliver King about the thermal issues associated with modern ASICs and ponders the question How Hot is Hot? Oliver has been leading the development of compelling in-chip monitoring solutions to address problems associated with ever-shrinking System-on-Chip (SoC) process geometries. An analogue and mixed signal

Join Live Webinar on the Proven Recipe for Ultra-Low-Power SoC

In our connected and mobile world, IC designers are striving to save µA or even nA of power consumption to extend battery usage without recharge. IoT applications bring the need for LP to new heights involving the adoption of more complex SoC architectures based on multiple power domains, which also

asicNorth Announces a Development Ecosystem to streamline the creation of mixed-signal IoT SoC’s

Williston, VT October 17, 2016: asicNorth announced today they have created a complete development ecosystem specifically targeted toward custom “Internet of Things” (IoT) devices. The asicNorth “IoT Design EcoSystem” is formed by linking key partners in system design, semiconductor design and process technology areas. Joining asicNorth are SoC Solutions, Faraday

Introduction to ASIC Design Flow

Today, ASIC design flow is a mature process with many individual steps. ASIC design flow process is the backbone of every ASIC design project. To ensure design success, one must have: a silicon-proven ASIC design flow, a good understanding of the ASIC specifications and requirements, and an absolute domination over

Category Archives: ASIC Design

HDL Design House Selected as ARM Approved Design Partner

Dual Port RAM Design – The Bit Design Goals

Thermal Issues Associated with Modern ASICs – How Hot is Hot?

Join Live Webinar on the Proven Recipe for Ultra-Low-Power SoC

asicNorth Announces a Development Ecosystem to streamline the creation of mixed-signal IoT SoC’s

Introduction to ASIC Design Flow

Follow Us

Semiconductor Services

Category Archives: ASIC Design

HDL Design House Selected as ARM Approved Design Partner

Dual Port RAM Design – The Bit Design Goals

Thermal Issues Associated with Modern ASICs – How Hot is Hot?

Join Live Webinar on the Proven Recipe for Ultra-Low-Power SoC

asicNorth Announces a Development Ecosystem to streamline the creation of mixed-signal IoT SoC’s

Introduction to ASIC Design Flow

Find ASIC Services

Find IP Cores

Follow Us

Semiconductor Services