The NVM Express (NVMe) specification has been introduced in 2011. Five years later, it is definitely adopted as the new standard storage interface for Solid-State Drives (SSD). Even if SAS and SATA SSDs are still dominating the market (in unit shipment), the PCIe SSD market share is growing fast and ...
The Chinese Ministry of Commerce today announced immediate export restrictions on gallium, germanium, antimony, and super-hard materials to the United States. This action cites national security concerns and represents a significant escalation of trade tensions between the two countries. The restrictions follow recent U.S. actions to curb exports of semiconductor-related ...
Many semiconductor failure-analysis techniques require direct access to structures that are hidden inside an IC package. The semiconductor die, bond pads, bond wires and other critical components may be completely covered by epoxy molding compound or other packaging materials. Before these structures can be examined using techniques such as optical microscopy, emission ...
Scanning Electron Microscopy (SEM) is one of the most important imaging techniques used in semiconductor failure analysis. While optical microscopes remain extremely useful for initial inspection, many semiconductor defects are simply too small to characterize adequately with visible-light microscopy. SEM uses a focused beam of electrons rather than light, allowing engineers ...
Lately, there’s been a lot of buzz about silicon photonics in the data center industry. What’s it all about? The ever-expanding digital universe is being driven by cloud computing, mobile data, video streaming, and Internet-of-Things (IoT). Today, it’s estimated that by end of 2016, more than 6 zettabytes (i.e., the ...
Integrated circuits can fail for many different reasons. Some failures originate inside the semiconductor die, while others result from packaging, manufacturing, assembly, electrical overstress or the environment in which the device operates. Common IC failure mechanisms include electrostatic discharge (ESD), electrical overstress (EOS), electromigration, dielectric breakdown, interconnect defects, corrosion, contamination, thermal ...
Silicon Valley, CA (Feb 9, 2021) - Integra Technologies, a world leader in semiconductor packaging, assembly, test, characterization and related services, today announced the successful implementation of a high accuracy fiber array waveguide attachment system focused on the Silicon Photonics market. This latest set of tools is based on the double-sided HexNano ...
With a rapid progression in the applications involving artificial intelligence, data generation has been increased exponentially in last few years. It has been estimated that in 2018, 2,5 quintillion bytes of data is generated every day [1]. This huge data generation puts enormous computational requirements on telecom platforms and data ...
Once an electrical failure has been localized inside an integrated circuit, the next challenge is determining what physically went wrong. Was a metal interconnect broken? Did a via fail? Is there contamination between two structures? Has a dielectric layer broken down? Is a transistor structure abnormal? Or did the failure originate in the ...
Creonic’s DVB-S2 and DVB-S2X IP cores now include support for the new DVB-NIP standard on physical layer — an important step toward seamless integration of satellite and IP-based network technologies.
The DVB-NIP standard is designed to facilitate the native transport of IP over satellite networks, extending the capabilities of DVB-S2X by streamlining packet-based data delivery.
With ...
