With the creeping rise in the price of gold, many microelectronics manufacturing companies have been looking for alternatives to reduce the cost of ball bonding. Recently, the trend has been to look into the use copper wire. However, there are many drawbacks to using copper wire, including the short shelf ...
Kaiserslautern, Germany – May 21, 2025 – Creonic GmbH, a leading provider of ready-to-use IP cores for ASIC and FPGA applications, announces the release of its new oFEC (Open Forward Error Correction) codec IP core. The solution supports next-generation optical and high-speed communication systems and is now available in both ...
When a semiconductor device fails, the visible damage is not necessarily the root cause. A damaged metal line, cracked package, leaking transistor or burned bond wire may be the final result of a sequence of events rather than the original problem. The purpose of the semiconductor failure analysis process is therefore to ...
Scanning Acoustic Microscopy (SAM) is a non-destructive imaging technique widely used in semiconductor failure analysis to inspect structures and interfaces hidden inside IC packages. Unlike optical microscopy, which relies on visible light, or X-ray inspection, which relies primarily on differences in material density and X-ray absorption, SAM uses high-frequency acoustic waves. This ...
Many important semiconductor package defects are completely hidden from optical inspection. A solder ball can contain a void. A bond wire can be broken inside an encapsulated package. A die-attach layer may contain large areas of voiding. A package substrate can contain an open trace, and an advanced package may have ...
Silicon Valley, CA (Feb 9, 2021) - Integra Technologies, a world leader in semiconductor packaging, assembly, test, characterization and related services, today announced the successful implementation of a high accuracy fiber array waveguide attachment system focused on the Silicon Photonics market. This latest set of tools is based on the double-sided HexNano ...
Palo Alto, CA - 25 March 2025. Sarcina Technology, a global semiconductor packaging specialist, is excited to announce the launch of its innovative AI platform to enable advanced AI packaging solutions that can be tailored to meet specific customer requirements. Leveraging ASE’s FOCoS-CL (Fan-Out Chip-on-Substrate-Chip Last) assembly technology, this platform ...
Hsinchu, Taiwan -- July 11, 2023 -- Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, launched its SerDes (serializer/deserializer) total solution comprises SerDes IP design on UMC 28nm and the corresponding IP advanced (IPA) service which includes IP subsystem integration, PHY hardcore implementation, and signal integrity/power ...
When an integrated circuit fails, one of the first questions is: How is the device failing electrically?
A chip may exhibit excessive leakage current, a short circuit, an open connection, abnormal supply current, a parametric shift or a complete functional failure. Before engineers physically cut into the device, they usually want to ...
The semiconductor industry went through several stages of evolution, beginning with the Metal Oxide Semiconductor (MOS) Field-Effect Transistor (FET) which was first proposed by Lilienfeld and Heil in the 1930s, moving on to bipolar in the 1950s and N-channel metal-oxide semiconductor (NMOS) in 1970s, and ultimately becoming the standard in ...
