Find companies providing IC FIB Services

Semiconductor Failure Analysis Labs by Equipment & Technique

Finding the right semiconductor failure analysis lab often depends less on the laboratory's name and more on whether it has the equipment and technical expertise required for your specific failure. A package delamination problem may require Scanning Acoustic Microscopy. A suspected interconnect defect may require FIB cross-sectioning and SEM inspection. Leakage ...

Sarcina Technology launches AI platform To enable cost-effective customizable packaging solutions for AI applications

Palo Alto, CA - 25 March 2025. Sarcina Technology, a global semiconductor packaging specialist, is excited to announce the launch of its innovative AI platform to enable advanced AI packaging solutions that can be tailored to meet specific customer requirements. Leveraging ASE’s FOCoS-CL (Fan-Out Chip-on-Substrate-Chip Last) assembly technology, this platform ...

Introduction to Silicon-Germanium (SiGe) Technology

Overview of Silicon-Germanium (SiGe) Technology and Historical Development   Shockley's early transistor game most likely inspired the notion of fusing silicon (Si) and germanium (Ge) to create an alloy for use in transistor engineering. However, this concept has just become a reality in the last 15 years due to the challenges associated ...

BCD, CMOS, FinFET, SOI, GaN & SiC Technologies Explained

Introduction to Semiconductor Semiconductors have a small energy gap between the conduction and valance bands, and their conductivity is between insulators and conductors. At absolute zero temperature, semiconductor materials are pure insulators and gradually increase with temperature. Temperature and doping are the two mechanisms to manage the conductivity of semiconductors. Doping ...

X-Ray Inspection for Semiconductor Package Failure Analysis

Many important semiconductor package defects are completely hidden from optical inspection. A solder ball can contain a void. A bond wire can be broken inside an encapsulated package. A die-attach layer may contain large areas of voiding. A package substrate can contain an open trace, and an advanced package may have ...

Transmission Electron Microscopy (TEM) for Semiconductor Failure Analysis

Transmission Electron Microscopy (TEM) is one of the highest-resolution physical-analysis techniques used in semiconductor failure analysis. It allows failure analysts to examine extremely small structural and material anomalies that may be impossible to characterize using optical microscopy or conventional SEM alone. TEM works by transmitting a high-energy electron beam through an ...

Understanding Silicon Photonics Market, Technology and Applications

With a rapid progression in the applications involving artificial intelligence, data generation has been increased exponentially in last few years. It has been estimated that in 2018, 2,5 quintillion bytes of data is generated every day [1]. This huge data generation puts enormous computational requirements on telecom platforms and  data ...

Understanding Wafer Cost

The factors affecting silicon wafer cost are numerous. From the resistivity required for different applications to the physical size of the wafers, and not least the quality grades that separate the pristine from the less perfect; each aspect intricately influences the cost.     As we embark on this explanation, we'll unwrap the ...

Comparing Au, Pt, Ag and Cu Wire Bonding

With the creeping rise in the price of gold, many microelectronics manufacturing companies have been looking for alternatives to reduce the cost of ball bonding. Recently, the trend has been to look into the use copper wire. However, there are many drawbacks to using copper wire, including the short shelf ...

Analogue Insight

UK

Seamlessly Bridging the Analogue and Digital Worlds for Tomorrow's Chiplet Solutions.