The richest directory of ASIC/IC FIB services worldwide. Find the IC FIB services companies that matches your needs.
52 results found See AllSend Email to All
Tell us what you're building and we'll recommend qualified vendors for your project.
Free • No obligation • Response within 24 hours
Integrated circuits can fail for many different reasons. Some failures originate inside the semiconductor die, while others result from packaging, manufacturing, assembly, electrical overstress or the environment in which the device operates. Common IC failure mechanisms include electrostatic discharge (ESD), electrical overstress (EOS), electromigration, dielectric breakdown, interconnect defects, corrosion, contamination, thermal ...
OBIRCH (Optical Beam Induced Resistance Change) is a laser-based fault-localization technique used in semiconductor failure analysis to identify electrically abnormal regions such as resistive shorts, leakage paths, defective vias and interconnect problems. The technique works by scanning a focused laser across an electrically biased semiconductor device. Local laser heating changes the ...
The NVM Express (NVMe) specification has been introduced in 2011. Five years later, it is definitely adopted as the new standard storage interface for Solid-State Drives (SSD). Even if SAS and SATA SSDs are still dominating the market (in unit shipment), the PCIe SSD market share is growing fast and ...
Kaiserslautern, Germany – July 31, 2025 – Creonic GmbH, the leading provider of cutting-edge communications IP cores, announces the release of Version 6.0 of its DVB-S2X Demodulator IP core. This major update introduces powerful enhancements that expand the configurability and technical performance of one of Creonic’s most mature and widely ...
Package failure analysis is the systematic investigation of defects and failures originating within semiconductor packaging, interconnects, solder connections, die attach, bond wires, redistribution layers and other structures that connect the semiconductor die to the outside system. A semiconductor device may fail electrical testing even though the silicon itself is functioning correctly. ...
The semiconductor industry went through several stages of evolution, beginning with the Metal Oxide Semiconductor (MOS) Field-Effect Transistor (FET) which was first proposed by Lilienfeld and Heil in the 1930s, moving on to bipolar in the 1950s and N-channel metal-oxide semiconductor (NMOS) in 1970s, and ultimately becoming the standard in ...
Palo Alto, CA - 25 March 2025. Sarcina Technology, a global semiconductor packaging specialist, is excited to announce the launch of its innovative AI platform to enable advanced AI packaging solutions that can be tailored to meet specific customer requirements. Leveraging ASE’s FOCoS-CL (Fan-Out Chip-on-Substrate-Chip Last) assembly technology, this platform ...
Dr. Morris Chang is not my hero. He might be the most important person in the semiconductor industry in our lifetime, but he is not my hero. I have nothing against him. I’ve never met him and probably will never will. Instead, I meet my heroes usually after tape-out, when ...
UK
Seamlessly Bridging the Analogue and Digital Worlds for Tomorrow's Chiplet Solutions.
Partnership Programs, Standard Chiplet Design, Custom SoC and IP Design & Licensing, Comprehensive Design Services, Consulting
View vendor pageWhen an integrated circuit fails, one of the first questions is: How is the device failing electrically? A chip may exhibit excessive leakage current, a short circuit, an open connection, abnormal supply current, a parametric shift or a complete functional failure. Before engineers physically cut into the device, they usually want to ...
Try our free service and get free vendor
quotes, while remaining anonymous.
No thanks. Let me keep searching.