The richest directory of ASIC/IC FIB services worldwide. Find the IC FIB services companies that matches your needs.
52 results found See AllSend Email to All
Tell us what you're building and we'll recommend qualified vendors for your project.
Free • No obligation • Response within 24 hours
Package failure analysis is the systematic investigation of defects and failures originating within semiconductor packaging, interconnects, solder connections, die attach, bond wires, redistribution layers and other structures that connect the semiconductor die to the outside system. A semiconductor device may fail electrical testing even though the silicon itself is functioning correctly. ...
OBIRCH (Optical Beam Induced Resistance Change) is a laser-based fault-localization technique used in semiconductor failure analysis to identify electrically abnormal regions such as resistive shorts, leakage paths, defective vias and interconnect problems. The technique works by scanning a focused laser across an electrically biased semiconductor device. Local laser heating changes the ...
When an integrated circuit fails, identifying the damaged component is only part of the challenge. Engineers must determine where the failure occurred, what physical or electrical mechanism caused it, and ultimately why it happened. This requires a combination of specialized IC failure analysis techniques. Some techniques detect electrical abnormalities without physically altering ...
When a semiconductor device fails, the visible damage is not necessarily the root cause. A damaged metal line, cracked package, leaking transistor or burned bond wire may be the final result of a sequence of events rather than the original problem. The purpose of the semiconductor failure analysis process is therefore to ...
Nanoprobing is an advanced electrical characterization and fault-localization technique used in semiconductor failure analysis to directly investigate individual transistors, contacts, vias and interconnect structures inside an integrated circuit. Instead of relying only on package-level electrical measurements, nanoprobing allows extremely small conductive structures on a deprocessed semiconductor die to be contacted using ...
Palo Alto, CA - 25 March 2025. Sarcina Technology, a global semiconductor packaging specialist, is excited to announce the launch of its innovative AI platform to enable advanced AI packaging solutions that can be tailored to meet specific customer requirements. Leveraging ASE’s FOCoS-CL (Fan-Out Chip-on-Substrate-Chip Last) assembly technology, this platform ...
The Netherlands
Packaging foundry aiming to become world leader in the assembly of photonic ICs in scalable volumes.
PIC Packaging and Assembly, Photonics Contract Manufacturing, Fiber Arrays Available From Stock, Engineering Support for PIC-based Modules
View vendor pageWith a rapid progression in the applications involving artificial intelligence, data generation has been increased exponentially in last few years. It has been estimated that in 2018, 2,5 quintillion bytes of data is generated every day [1]. This huge data generation puts enormous computational requirements on telecom platforms and data ...
Overview of Silicon-Germanium (SiGe) Technology and Historical Development Shockley's early transistor game most likely inspired the notion of fusing silicon (Si) and germanium (Ge) to create an alloy for use in transistor engineering. However, this concept has just become a reality in the last 15 years due to the challenges associated ...
Hsinchu, Taiwan -- July 11, 2023 -- Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, launched its SerDes (serializer/deserializer) total solution comprises SerDes IP design on UMC 28nm and the corresponding IP advanced (IPA) service which includes IP subsystem integration, PHY hardcore implementation, and signal integrity/power ...
Try our free service and get free vendor
quotes, while remaining anonymous.
No thanks. Let me keep searching.