Find companies providing IC FIB Services

Transmission Electron Microscopy (TEM) for Semiconductor Failure Analysis

Transmission Electron Microscopy (TEM) is one of the highest-resolution physical-analysis techniques used in semiconductor failure analysis. It allows failure analysts to examine extremely small structural and material anomalies that may be impossible to characterize using optical microscopy or conventional SEM alone. TEM works by transmitting a high-energy electron beam through an ...

IC Short Circuit Failure Analysis | Locate Semiconductor Shorts

IC short circuit failure analysis is the process of determining where an unintended electrical connection exists inside a semiconductor device, package or interconnect structure and identifying the physical defect that created the short. A short circuit may initially appear only as excessive supply current, unexpectedly low resistance between two nodes, abnormal ...

Creonic Adds oFEC Codec IP Core to Portfolio, Expanding High-Speed Networking Solutions for ASIC and FPGA

Kaiserslautern, Germany – May 21, 2025 – Creonic GmbH, a leading provider of ready-to-use IP cores for ASIC and FPGA applications, announces the release of its new oFEC (Open Forward Error Correction) codec IP core. The solution supports next-generation optical and high-speed communication systems and is now available in both ...

NVM Express IP for Enterprise SSDs - Overview and Implementation

The NVM Express (NVMe) specification has been introduced in 2011. Five years later, it is definitely adopted as the new standard storage interface for Solid-State Drives (SSD). Even if SAS and SATA SSDs are still dominating the market (in unit shipment), the PCIe SSD market share is growing fast and ...

Analogue Insight

UK

Seamlessly Bridging the Analogue and Digital Worlds for Tomorrow's Chiplet Solutions.

Package Failure Analysis Services | IC Package FA Lab

Package failure analysis is the systematic investigation of defects and failures originating within semiconductor packaging, interconnects, solder connections, die attach, bond wires, redistribution layers and other structures that connect the semiconductor die to the outside system. A semiconductor device may fail electrical testing even though the silicon itself is functioning correctly. ...

Sarcina Technology launches AI platform To enable cost-effective customizable packaging solutions for AI applications

Palo Alto, CA - 25 March 2025. Sarcina Technology, a global semiconductor packaging specialist, is excited to announce the launch of its innovative AI platform to enable advanced AI packaging solutions that can be tailored to meet specific customer requirements. Leveraging ASE’s FOCoS-CL (Fan-Out Chip-on-Substrate-Chip Last) assembly technology, this platform ...

FIB Circuit Edit

What is a Circuit Edit?   A circuit edit is when you need to modify an existing ASIC or integrated circuit for whatever reason. This is usually done with the help of an ion beam that is focused onto the chip to modify it as per the request of the designer. Engineers ...

Gallium Arsenide (GaAs) Overview

Gallium arsenide (GaAs) technology is a type of semiconductor material used in the manufacturing of various electronic devices. It is known for its high electron mobility, which allows it to operate at higher speeds and with lower power consumption compared to other semiconductor materials such as silicon. GaAs technology is ...

Scanning Acoustic Microscopy (SAM) for Semiconductor Failure Analysis

Scanning Acoustic Microscopy (SAM) is a non-destructive imaging technique widely used in semiconductor failure analysis to inspect structures and interfaces hidden inside IC packages. Unlike optical microscopy, which relies on visible light, or X-ray inspection, which relies primarily on differences in material density and X-ray absorption, SAM uses high-frequency acoustic waves. This ...